Journals
Books
Articles by keyword hardware architecture
Priority queue architecture for sequential decoder of polar codes for implementation in hardware

A.E. Krylov1, A.V. Rashich2

1,2 Peter The Great St. Petersburg Polytechnic University (Saint-Petersburg, Russia)