Architectural features radeon graphics processors family and their application in the field of resource-intensive simulations of error-correcting codecs

This paper deals with the problem of resource- error-correcting codec simulation produced at the preliminary stages of the development of modern means of communication.

Considerable time at this stage associated with a large number of simulations produced, due to the variation of parameters necessary codecs and statistical verification. As an approach to solving this problem, we propose the use of parallel computing techniques on graphics processors. Proposes the use of untapped resources of heterogeneous computer systems: in addition to CPU resource (central processing unit, CPU), GPU computing resources ( graphics processing unit, GPU).

Considered architectural features video accelerators family Radeon. The results of application of this technique in modeling parameters Convolutional and Low-Density codecs. The results of application of the above approach, demonstrating a significant increase in computing speed using GPU resources with respect to classical simulation on the CPU.