350 rub
Journal Information-measuring and Control Systems №9 for 2016 г.
Article in number:
Features of the stratix III FPGA logic
Keywords: Transistor FPGA Look Up Table - LUT Adaptive Lobke Modules - ALM
Authors:
S.F. Tyurin - Dr.Sc. (Eng.), Department «Automation and Telemechanics», Perm National Research Polytechnic University. E-mail: tyurinsergfeo@at.pstu.ru I.I. Bezukladnikov - Ph.D. (Eng.), Department «Automation and Telemechanics», Perm National Research Polytechnic University. E-mail: corrector@at.pstu.ru
Abstract:
The article examine the features of the architecture of adaptive logic modules ALM. It is known that LUT (Look Up Table) have a standard number of inputs equal to four. Articles describing FPGA STRATIX III indicates that the ALM, as there are 5,6 and even 7 inputs. However, it does not specify exactly how these are built LUT. An analysis of the manufacturer-s documentation reveals that the LUT for 6 variables is based on the 4-LUT, with 4 inputs. High practical value of acquiring the logic model from the ALM tuning settings, for the means of checking the correspondence between declared ALM features and their variants shown in the docs.
Pages: 3-11
References

 

  1. Look up table implementation of fast carry for adders and counters: US 005274581A, 28.12.1993.
  2. Cybin S. Programmiruemaja kommutacija PLIS: vzgljad iznutri [EHlektronnyjj resurs]. URL: http://www.kit-e.ru/articles/plis/2010_11_56.php (data obrashhenija: 16.12.2014).
  3. Tjurin S.F., Ermakov S.V., Gorodilov A.JU. Sravnenie modelejj vneshnikh otkazov ehlementarnogo multipleksora logicheskogo ehlementa PLIS FPGA otnositelno pokryvajushhikh testovykh naborov // Vestnik Permskogo nacionalnogo issledovatelskogo politekhnicheskogo un-ta. 2013. №7. Perm: PNIPU. 2013. S. 37-47.
  4. Tjurin S.F., Kamenskikh A.N. Analiz otkazoustojjchivojj samosinkhronnojj realizacii dvoichnogo summatora // Vestnik Permskogo nacionalnogo issledovatelskogo politekhnicheskogo un-ta. 2014. № 9. Perm: PNIPU. 2014. S. 25-39.
  5. Patent № 2544750 RF. Programmiruemoe logicheskoe ustrojjstvo / S.F. Tjurin. 2015.
  6. Patent № 2547229 RF. Programmiruemoe logicheskoe ustrojjstvo / S.F. Tjurin, A.JU. Gorodilov, R.V. Vikhorev. 2015.
  7. Patent № 2573732 RF. Programmiruemoe logicheskoe ustrojjstvo / S.F. Tjurin, R.V. Vikhorev. 2016.
  8. Patent № 2573758 RF. Programmiruemoe logicheskoe ustrojjstvo / S.F. Tjurin, A.JU. Gorodilov, E.JU. Danilova. 2016.
  9. Zolotukha R., Komolov D. Stratix III - novoe semejjstvo FPGA firmy Altera [EHlektronnyjj resurs]. - URL: http://kit-e.ru/assets/files/pdf/2006_12_30.pdf (data obrashhenija 28.11.2015).
  10. Ispolzovanie resursov PLIS Stratix III firmy Altera pri proektirovanii mikroprocessornykh jader [EHlektronnyjj resurs]. - URL: file:///C:/Users/%D0%A2%D1%8E%D1%80%D0%B8%D0%BD/Desktop/%D0%A6%D1%8B%D0%B1% D0%B8%D0%BD%2010%20%D0%B3%D0%BE%D0%B4.pdf (data obrashhenija: 27.11.2015).
  11. Cybin S.A. Proektirovanie vysokointegrirovannykh programmiruemykh logicheskikh integralnykh skhem po submikronnym proektnym normam: Diss. ... kand. tekhn. nauk. [EHlektronnyjj resurs]. URL: http://www.dissercat.com/content/ proektirovanie-vysokointegrirovannykh-programmiruemykh-logicheskikh-integralnykh-skhem-po-su. Nauchnaja biblioteka dissertacijj i avtoreferatov disserCat http://www.dissercat.com/content/proektirovanie-vysokointegrirovannykh-programmiruemykh-logicheskikh-integralnykh-skhem-po-su#ixzz3sl1sJ1o7 (data obrashhenija 28.11.2015)
  12. Davydov S. I. Proektirovanie funkcionalnykh blokov programmiruemojj logicheskojj integralnojj skhemy, konfiguriruemykh s ispolzovaniem metoda skanirovanija puti [EHlektronnyjj resurs]. URL: http://www.dslib.net/tverdoteln-elektronika/proektirovanie-funkcionalnyh-blokov-programmiruemoj-logicheskoj-integralnoj.html (data obrashhenija 28.11.2015).
  13. Bystrickijj A.V. Proektirovanie struktury mezhsoedinenijj programmiruemykh logicheskikh integralnykh skhem. [EHlektronnyjj resurs]. URL: http://www.dslib.net/tverdoteln-elektronika/proektirovanie-struktury-mezhsoedinenij-programmiruemyh-logicheskih-integralnyh.html (data obrashhenija 28.11.2015).
  14. Presentation on ALTERA\'S FPGA Technology. [EHlektronnyjj resurs]. URL: http://www.authorstream.com/ Presentation/hsrathore158-1410279-fpga/ (data obrashhenija: 29.11.2015).
  15. Logic Array Blocks and Adaptive Logic Modules in Stratix III Devices [EHlektronnyjj resurs]. URL: https:// www.altera.com.cn/content/dam/altera-www/global/zh_CN/pdfs/literature/hb/stx3/stx3_siii51002.pdf (data obrashhenija: 29.11.2015).
  16. Patent № 2573226 RF. JAchejjka staticheskojj operativnojj pamjati / S.F. Tjurin. 2016.
  17. Patent № 2580080 RF. Mazhoritarnoe ustrojjstvo / S.F. Tjurin, A.N. Kamenskikh. 2016.