350 rub
Journal Neurocomputers №10 for 2015 г.
Article in number:
The technique of self-timed circuits computer-aided design wich uses functionally-complete tolerant basis
Keywords:
CAD
circuits synthesis
self-timed circuits
functionally-complete tolerant element
speed independent circuits
Authors:
A.N. Kamenskih - Post-graduate Student, Assistant, Faculty of Electrical Engineering,
Department of Automation and Remote Control, Perm National Research Polytechnic University. E-mail: antoshkinoinfo@yandex.ru
S.F. Tyurin - Dr.Sc. (Eng.), Professor, Faculty of Electrical Engineering, Department of Automation and Telemechanics, Perm National Research Polytechnic University. E-mail: tyurinsergfeo@yandex.ru
Ph.A. Ponomarev - Bachelor Student, Faculty of Mechanic and Mathematic, Perm National Research Polytechnic University. E-mail: phil_ponomare@mail.ru
O.D. Barlamov - Bachelor Student, Faculty of Mechanic and Mathematic, Perm National Research Polytechnic University. E-mail: barlamov93@yandex.ru
Abstract:
The paper consists of four parts: introduction, ST FCT-basis development, self-timed circuits CAD technique and conclusion. In the introduction describes results of researches into the strictly self-timed approach, in terms of need to develop self-timed circuits CAD technique. CAD technique which does synthesis in FCT-basis is proposed because of FCT-basis better that other functionally-complete basis.
In the first part, synthesis and analysis of strictly self-timed functionally-complete tolerant element with different NULL states is discussed in terms of CAD technique development.
The second part shows tasks for CAD technique and algorithms of their execution. After that, program interface and examples of synthesis procedure results are shown.
In conclusion the assessment of using the CAD technique and subjects for future work is given.
Pages: 43-47
References
- Fant K.M., Brandt S.A. NULL Convention Logic TM: a complete and consistent logic for asynchronous digital circuit synthesis // Application Specific Systems, Architectures and Processors, 1996. ASAP 96. Proceedings of International Conference on. IEEE. 1996. S. 261-273.
- Stepchenkov JU.A., Petrukhin V.S., Djachenko JU.G. Opyt razrabotki samosinkhronnogo jadra mikrokontrollera na bazovom matrichnom kristalle // Nano- i mikrosistemnaja tekhnika. 2006. № 5. S. 29-36.
- Stepchenkov JU.A. i dr. Samosinkhronnyjj vychislitel dlja vysokonadezhnykh primenenijj // Sb. trudov Vseross. nauchno-tekhnich. konf. «Problemy razrabotki perspektivnykh mikro- i nanoehlektronnykh sistem (MEHS)». Institut problem proektirovanija v mikroehlektronike RAN. 2010. № 1.
- Baz A., et al. Self-timed SRAM for energy harvesting systems //Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. Springer Berlin Heidelberg. 2011. S. 105-115.
- Rozhdestvenskijj JU.V. i dr. Universalnaja podsistema analiza samosinkhronnykh skhem // Sistemy i sredstva informatiki. 2006. № 16. S. 463-475.
- Plekhanov L.P. Ierarkhicheskijj metod analiza samosinkhronnykh ehlektronnykh skhem // Sistemy i sredstva informatiki. 2012. T. 22. № 1. S. 62-73.
- Tyurin S.F.Retention of functional completeness of Boolean functions under «failures» of the arguments // Automation and Remote Control. 1999. V. 60 (9 PART 2). P. 1360-1367.
- Tjurin S.F., Kamenskikh A.N. Samosinkhronnyjj funkcionalno-polnyjj tolerantnyjj ehlement // Vestnik Izhevskogo gosudarstvennogo tekhnicheskogo universiteta. 2014. №1. S. 116-120.
- A.s. № 201460120 ot 08.11.13 g. o gosudarstvennojj registracii programmy dlja EHVM (RF). Programma avtomatizirovannogo sinteza kombinacionnykh avtomatov v funkcionalno polnom tolerantnom bazise s formirovaniem VHDL i BDF fajjlov / S.F. Tjurin, O.A. Gromov, A.A. Sulejjmanov, P.S. SHuchalov, P.V. Gladysheva.
- Kamenskikh A.N. Osobennosti sinteza samosinkhronnogo mikroprogrammnogo ustrojjstva upravlenija // Vestnik Permskogo nacionalnogo issledovatelskogo politekhnicheskogo universiteta. EHlektrotekhnika, informacionnye tekhnologii, sistemy upravlenija. 2013. № 8. S. 41-47.