Yu.A. Stepchenkov1, Yu.G. Diachenko2, D.V. Khilko3, D.Yu. Stepchenkov4, D.Yu. Diachenko5, B.A. Stepanov6

1–6 Federal Research Center «Computer Science» of the Russian Academy Science (Moscow, Russia)
1 YStepchenkov@ipiran.ru, 2 diaura@mail.ru, 3 dhilko@yandex.ru, 4 stepchenkov@mail.ru, 5 diaden87@gmail.com, 6 gtx360@mail.ru

Current trends in the development and use of digital circuits that form the basis for computing and information-control systems implementation highlight the problem of their reliable operation under adverse conditions that are potential sources of soft errors and failures. Self-timed (ST) digital circuits, which serve as an alternative to synchronous counterparts, have a higher immunity to soft error sources due to hardware redundancy, two-phase operation, ST coding of the information signals, and mandatory control of the switching completion of all circuit cells in each phase. They operate stably in an extremely wide range of supply voltage and ambient temperature. The combination of ST circuit properties makes them a promising basis for reliable digital equipment implementation. However, despite the long history of their appearance and research, ST circuits have not yet found wide application. This is due, not least of all, to the difficulty of their manual design in comparison with synchronous counterparts and the lack of software that would help digital hardware designers solve this problem. This article is aimed at solving the formalization and automation problem of the ST circuit design and, in particular, typical representatives of sequential ST circuits, namely, shift registers. The article describes the development of a method and hardware and software tools providing efficient logical synthesis of ST shift registers based on their original synchronous Verilog description. This method is familiar to developers of synchronous digital equipment. It does not require high qualification in the field of ST circuits from designers. A concept for designing sequential type ST circuits is proposed, based on the initial Verilog description of a synchronous counterpart and providing an efficient result of automated logical synthesis with consumer characteristics close to the manual design result characteristics. Templates of typical shift registers are developed and represented, guaranteeing adequate conversion of a synchronous shift register description to its ST implementation, which has all the properties of ST circuits. The practical use of the proposed method and the developed shift register templates for automated logical synthesis of ST circuits will facilitate and speed up their development, which is especially important for critical areas of application at the current stage of development and implementation of digital technology, including robotic systems and computing complexes.

Stepchenkov Yu.A., Diachenko Yu.G., Khilko D.V., Stepchenkov D.Yu., Diachenko D.Yu., Stepanov B.A. Self-timed shift register implementation according to synchronous counterpart Verilog-description. Highly Available Systems. 2025. V. 21. № 3. P. 58−68. DOI: https://doi.org/ 10.18127/j20729472-202503-05 (in Russian)

1. Voevodin V.P. Jevoljucija ponjatija i pokazatelej nadjozhnosti vychislitel'nyh sistem: Preprint IFVJe 2012–24. Protvino, 2012. 24 p.
2. Romancheva N.I., Romanchev I.V. Ocenka i prognozirovanie nadezhnosti sredstv vychislitel'noj tehniki. Trudy Mezhdunarodnogo simpoziuma «Nadezhnost' i kachestvo». 2008. V. 2. P. 39–41.
3. Klejman L.A., Kon E.L., Frejman V.I., Juzhakov A.A. Povyshenie nadjozhnosti funkcionirovanija jelementov informacionno-upravljajushhih sistem s primeneniem vstroennyh sredstv diagnostirovanija. Vestnik Povolzhskogo gosudarstvennogo tehnologi­cheskogo universiteta. Ser.: Radiotehnicheskie i infokommunikacionnye sistemy. 2019. № 3(43). P. 29–40.
4. Shubinskij I.B. Nadezhnye otkazoustojchivye informacionnye sistemy. Metody sinteza. M.: Pech. dvor. 2016. 544 p.
5. Dubrova E. Fault-tolerant design. KTH Royal Institute of Technology. Krista. Sweden. Springer, 2013. 185 p. doi: 10.1007/978-1-4614-2113-9
6. Iturbe X., Venu B., Ozer E., Das S. A Triple Core Lock-step (TCLS) ARM Cortex-R5 Processor for Safety-Critical and Ultra-Reliable Applications. 46th Annual IEEE/IFIP Int. Conf. on Dependable Syst. and Networks Workshop (DSN-W). 2016. P. 246–249. doi: 10.1109/ DSN-W.2016.57
7. Gkiokas C., Schoeberl M. A Fault-Tolerant Time-Predictable Processor. IEEE Nordic Circuits and Syst. Conf. (NORCAS): NORCHIP and Int. Sympos. of System-on-Chip (SoC). 2019. P. 1–6. doi: 10.1109/NORCHIP.2019.8906947
8. Muller D., Bartky W. A theory of asynchronous circuits. Annals of computation laboratory of Harvard University. 1959. V.29. P. 204–243.
9. Kishinevsky M., Kondratyev A., Taubin A., Varshavsky V. Concurrent hardware: the theory and practice of self-timed design. N.-Y.: J. Wiley & Sons. 1994. 388 p.
10. Fant K.M. Logically determined design: clockless system design with NULL convention logic. New York: J. Wiley & Sons. 2005. 292 p.
11. Zakharov V., Stepchenkov Y., Diachenko Y., Rogdestvenski Y. Self-Timed Circuitry Retrospective. Int. Conf. Engineering Technologies and Computer Science (EnT). Moscow. Russia, 2020. P. 58–64. doi: 10.1109/EnT48576.2020.00018
12. Sokolov I., Stepchenkov Y., Diachenko Y., Khilko D. Mathematical Models of Critical Soft Error in Synchronous and Self-Timed Pipeline. Mathematics. 2025. V. 13. № 5. P. 695. doi: 10.3390/math13050695
13. Oliveira D., Cardoso N., Batista G. A New Method for Synthesis of Self-Timed Combinational Circuits with Strong Indication. IEEE Fifth Ecuador Technical Chapters Meeting (ETCM). 2021. P. 1–6. doi: 10.1109/ETCM53643.2021.9590822
14. Kushnerov A., Medina M., Yakovlev A. Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits. 27th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). 2021. P. 17–24. doi: 10.1109/ASYNC48570.2021.00011
15. Tailor R.A., Reese R.B. UNCLE – Unified NCL Environment – an NCL design tool. In Asynchronous Circuit Applications. Ch. 14. 2019. P. 293–307.
16. Taubin A., Cortadella J., Lavagno L., Kondratyev A., Peeters A. Design Automation of Real-Life Asynchronous Devices and Systems. Now Foundations and Trends. 2007. V. 2. № 1. P. 1–133. doi: 10.1561/1000000006
17. Kondratyev A., Lwin K. Design of asynchronous circuits using synchronous CAD tools. 2002 IEEE Design & Test of Computers. 2002. V. 19. Iss. 4. P. 107–117.
18. Zhou R., Chong K.-S., Gwee B.-H., Chang J.S., Ho W.-G. Synthesis of asynchronous QDI circuits using synchronous coding specifications. IEEE international symposium on circuits and systems (ISCAS). 2014. P. 153–156. doi: 10.1109/ISCAS.2014.6865088
19. Vikas S.V. Algorithms and Methodology to Design Asynchronous Circuits Using Synchronous CAD Tools and Flows. PhD. The University of Utah Graduate School. 2013, 225 p.
20. Yosys Open Synthesis Suite. Available from: https://yosyshq.net/yosys (accessed June 3, 2025).
21. Stepchenkov Yu.A., Diachenko Yu.G., Morozov N.V., Stepchenkov D.Yu., Diachenko D.Yu. Formalizacija sinteza samosinhronnyh schetchikov. Sistemy i sredstva informatiki. 2024. V. 34. № 2. P. 67–83. doi: 10.14357/08696527240205
22. Sokolov I., Stepchenkov Yu., Diachenko Yu. Synthesis of Self-Timed Circuits with Memory. International Russian Smart Industry Conference (SmartIndustryCon). Sochi. Russian Federation. 2024. P. 511–516. doi: 10.1109/SmartIndustryCon61328.2024.10516224
23. Diachenko Yu.G., Plehanov L.P., Morozov N.V., Stepchenkov D.Yu., Orlov G.A., Diachenko D.Yu. Realizacija funkcional'nosti sinhronnyh triggerov v samosinhronnom bazise. Sistemy i sredstva informatiki. 2025. V. 35. № 3 (in print).