Realization of FFT algorithm based on logical elements FPGA without cores and megafunctions
- 1 Software Engineer, LTD «Special Technological Center» (St. Petersburg)
Keywords:
digital signal processor (DSP)fast Fourier transform (FFT)field-programmable gate array (FPGA)radix-N butterfly
Abstract
The FFT calculation based on the elements of FPGA can be implemented by core and megafunctions. It imposes constraints on the inter-face developed device. It was proposed alternative way of implementing the algorithm of FFT calculation based on Radix-N butterfly. De-veloped algorithm can compute FFT different length. No restrictions on the length of input data sequence makes FFT calculation module universal for using.
How to cite
Конохова С.И. Реализация алгоритма вычисления БПФ на элементной базе ПЛИС без использования ядер и мегафункций // Успехи современной радиоэлектроники. 2016. № 5. С. 35–40.
References
- Zalmanzon L.A. Preobrazovanija Fure, Uolsha, KHaara i ikh primenenie v upravlenii, svjazi i drugikh oblastjakh. M.: Nauka. 1989. S. 25-99.
- Zverev V.A., Stromkov A.A. Vydelenie signalov iz pomekh chislennymi metodami. N. Novgorod: Institut prikladnojj fiziki RAN. 2001. S. 7-57.
- Kester U. Proektirovanie sistem cifrovojj i smeshannojj obrabotki signalov. M.: Tekhnosfera. 2010. S. 101-122.
- Rukovodstvo polzovatelja megafunkcii BPF kompanii Altera Corporation [EHl. resurs]. Altera Corporation. URL: http://www.lr.ttu.ee/~truuben/MUDELDAMINE/ug_fft.pdf (data obrashhenija 28.10.2015).
- Rukovodstvo polzovatelja IP-bloka BPF kompanii Altera Corporation [EHl. resurs]. Altera Corporation. URL: https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_fft.pdf (data obrashhenija: 28.10.2015).
- Specifikacija IP-bloka BPF kompanii Xilinx Inc [EHl. resurs]. Xilinx Inc. URL: http://www.xilinx.com/support/documentation/ip_documentation/xfft_ds260.pdf (data obrashhenija: 28.10.2015).
- Borevich Z.I. Teorija chisel. M.: Knigapotrebovaniju. 1986. S. 111-112.
Full text, PDF
350 ₽