350 rub
Journal Radioengineering №9 for 2023 г.
Article in number:
Parallel adder-subtractor on elements of neural logic
Type of article: scientific article
DOI: https://doi.org/10.18127/j00338486-202309-07
UDC: 004.272.45
Keywords: Multi-digit comparator modulo-two adder neural-like elements summation transfer from the lower digits subtraction loan from the higher ranks
Authors:

S.S. Shevelev1

1 South-West State University (Kursk, Russia)

Abstract:

Modern universal computing machines are capable of implementing any algorithm, but when solving certain tasks in terms of processing speed, they cannot compete with specialized computing modules that can increase the speed of performing arithmetic operations by using parallelism in data processing. The reliability of arithmetic calculators increases due to the use of neural-like elements. Specialized devices effectively solve array processing tasks, artificial intelligence tasks, and are used as control devices. The developed structure of a parallel adder-subtractor based on neural logic elements ensures high performance and reliability. The structural and functional schemes of the adder/subtractor blocks allow to increase the speed in comparison with the known sequential action adder when added in additional codes by at least 2 times, and with a parallel adder with sequential transfer by at least 1.5 times. It is shown that the hardware complexity of the presented adder-subtractor is 1.3 times lower compared to the sequential action adder and 2.8 times lower compared to the parallel adder with sequential transfer. The proposed structure of the adder-subtractor provides an increase in the calculation speed of arithmetic operations due to the implementation of parallelism in data processing.

Pages: 75-87
For citation

Shevelev S.S. Parallel adder-subtractor on elements of neural logic. Radiotekhnika. 2023. V. 87. № 9. P. 75−87. DOI: https://doi.org/10.18127/j00338486-202309-07 (In Russian)

References
  1. Shevchenko V.P. Vychislitel'nye sistemy, seti i telekommunikacii. M.: KnoRus. 2022. 288 s. (in Russian).
  2. Starkov V.V. Arhitektura personal'nogo komp'jutera. Organizacija, ustrojstvo, rabota. M.: Gorjachaja linija - Telekom. 2022. 538 s c. (in Russian).
  3. Kiselev S.V. i dr. Apparatnye sredstva personal'nogo komp'jutera. M.: Akademija. 2022. 625 s. (in Russian).
  4. Trofimov V.V. i dr. Informacionnye tehnologii. M.: Jurajt. 2022. 392 s. (in Russian).
  5. Kuzin A.V., Demin V.M. Komp'juternye seti. M.: Forum, Infra-M. 2022. 385 s. (in Russian).
  6. Sheluhin O.I., Tenjakshev A.M., Osin A.V. Modelirovanie informacionnyh sistem. M.: Radiotehnika. 2022. 368 s. (in Russian).
  7. Kustov D., Panfilov I., Sopov E. Modeli i algoritmy adaptivnogo poiska informacii. M.: LAP Lambert Academic Publishing. 2022. 116 s. (in Russian).
  8. Brojdo V.L., Il'ina O.P. Vychislitel'nye sistemy, seti i telekommunikacii. M.: Kniga po Trebovaniju. 2022. 560 c. (in Russian).
  9. Rybin S.V. Diskretnaja matematika i informatika. SPb: Lan'. 2022. 749 s. (in Russian).
  10. Gurevich D.Z., Elizarov V.N., Ruvinskij B.I. Bol'shie integral'nye shemy i vychislitel'nye mashiny chetvertogo pokolenija. M.: CNII Jelektronika. 2021. 783 s. (in Russian).
  11. Gavrilov M.V., Klimov V.A. Informatika i informacionnye tehnologii. M.: Izdatel'stvo «Jurajt». 2022. 383 s. (in Russian).
  12. Dzh. Skott Hogdal. Analiz i diagnostika komp'juternyh setej. M.: LORI. 2022. 350 s. (in Russian).
  13. Hlebnikov A.A. Informacionnye tehnologii. M.: KnoRus. 2021. 466 s. (in Russian).
  14. Mikroprocessory i mikroprocessornye sistemy. Pod red. V.B. Smolova. M.: Radio i svjaz'. 2022. 328 s. (in Russian).
  15. Shevelev S.S. Device for calculating logical and arithmetic operations. Programmnaya Ingeneria. 2021. V. 12. № 7. Р. 350-357. DOI: 10.17587/prin.12.350-357.
  16. Patent № 2780299 (RF). № 2020129345. Parallel'nyj summator-vychitatel' na jelementah nejronnoj logiki. S.S. Shevelev; zajavl. 04.09.2020; opubl. 21.09.2022. Bjul. №27 (in Russian).
  17. Shevelev S.S. Parallel-sequential adder-subtractor with the highest digits forward on neurons. Neurocomputers. 2021. V. 23. № 3. Р. 5−14. DOI: https://doi.org/10.18127/j19998554-202103-01.
  18. Patent № 2739343 (RF). № 2020129326. Ustrojstvo porazrjadnogo vychislenija logicheskih i arifmeticheskih operacij. S.S. Shevelev; zajavl. 04.09.2020; opubl. 23.12.2020. Bjul. №36 (in Russian).
  19. Petrov A.A., Chernomordov S.V., Kabanov M.A. Analysis of the instrumental support of heterogeneous computing with the use of neural network modeling. Neurocomputers: development, application. 2023. T. 25. № 2. S. 21-29. DOI: https:// doi.org/10.18127/j19998554-202302-02
  20. Soloviev V.A., Azimov E.I., Yuldashev M.N. Modern technologies for increasing the computing power of microprocessors. Neurocomputers: development, application. 2022. T. 24. № 1. S. 53-64. DOI: https://doi.org/10.18127/j19998554-202201-05
Date of receipt: 03.08.2023
Approved after review: 09.08.2023
Accepted for publication: 28.08.2023