350 rub
Journal Radioengineering №11 for 2023 г.
Article in number:
The research of phase noise of frequency synthesizers based on high-speed direct-to-analog converters
Type of article: scientific article
DOI: https://doi.org/10.18127/j00338486-202311-23
UDC: 624.396
Authors:

K.A. Yakimenko1, V.V. Romashov2, K.K. Khramov3, A.N. Doktorov4, N.A. Sochneva5

1-4 Murom Institute (branch) Federal state budgetary Educational Institution of Higher Education
“Vladimir State University n.a. Alexader Grigoryevich and Nickolay Grigoryevich Stoletovs” (Murom, Russia)

5 Federal State Budgetary Educational Institution of Higher Education
“Vladimir State University n.a. Alexader Grigoryevich and Nickolay Grigoryevich Stoletovs” (Vladimir, Russia)

1 yakimenko.kirill@yandex.ru; 2 romashovmurom@mail.ru; 3 hramovkk@gmail.com; 4 doctorov_a_n@mail.ru; 5 sochnewa.natalya@yandex.ru

Abstract:

Problem statement. The main parameters of modern telecommunication systems depend on the noise characteristics of the frequency synthesizer. High-speed digital-to-analog converters (DACs) capable of operating in special modes are currently being developed. Special modes allow to redistribute the amplitudes of spectral components located in different Nyquist zones. As a result, the output signal of the DAC is formed directly at the carrier frequency. The study of the noise characteristics of frequency synthesizers based on high-speed DACs seems to be an urgent task

Goal. A review of the structural schemes of frequency synthesizers based on high-speed digital-to-analog converters and mathematical modeling and research of their phase noise.

Results. It is shown that special modes of high-speed DACs reduce the unevenness of the amplitude in the band of generated frequencies. The evaluation of the noise characteristics of high-speed DACs on the example of a 12-bit segmented DAC implementing RF operation mode showed that direct digital synthesizers based on high-speed DACs have a gain in the level of phase noise over direct digital synthesizers with a frequency multiplier. The use of high-speed DACs as part of hybrid frequency synthesizers makes it possible to reduce the division coefficient in the feedback circuit, thereby significantly reducing the phase noise level.

Practical significance. The use of high-speed DACs in the structure of frequency synthesizers makes it possible to simplify the architecture and reduce power consumption by reducing the number of frequency multipliers. The developed mathematical model of the noise characteristics of a high-speed DAC allows you to calculate the level of spectral power density for any clock and output frequencies. The proposed synthesizer schemes based on high-speed DACs have a gain in the level of phase noise over other frequency synthesizers.

Pages: 180-191
For citation

Yakimenko K.A., Romashov V.V., Khramov K.K., Doktorov A.N., Sochneva N.A. The research of phase noise of frequency synthesizers based on high-speed direct-to-analog converters. Radiotekhnika. 2023. V. 87. № 11. P. 180−191. DOI: https://doi.org/10.18127/j00338486-202311-23 (In Russian)

References
  1. Al-Dulaimi A., Wang X., Chih-Lin I. 5G Networks: Fundamental Requirements, Enabling Technologies, and Operations Management. 2018. Wiley-IEEE Press. 784 с.
  2. Launay F. NG-RAN and 5G-NR: 5G Radio Access Network and Radio Interface. 2021. Wiley-ISTE. 288 р.
  3. Kroupa V.F. Direct Digital Frequency Synthesizers. 1998. John Wiley & Sons, Ltd. 396 р.
  4. Vankka J. Direct Digital Synthesizers: Theory, Design and Applications. 2000. Helsinki University of Technology. 193 р.
  5. Grigor'ev I.A. Metody minimizacii fazovyh shumov v gibridnom sintezatore chastot Ku-diapazona s rezhimom bystroj perestrojki chastoty. Radiotehnika. 2012. № 4. S. 105–116 (in Russian).
  6. Koroljov A.V., Korshikov Ja.V., Rykov S.G. Gibridnyj sintezator s dvumja kol'cami fazovoj avtopodstrojki chastoty i cifrovym vychislitel'nym sintezatorom v cepi smeshhenija chastoty. Ch. 1. Cep' smeshhenija chastoty. Radiotehnika. 2023. № 2. S. 178-192. DOI: https://doi.org/10.18127/j00338486-202302-21 (in Russian).
  7. Romashov V.V., Romashova L.V., Hramov K.K., Doktorov A.N., Jakimenko K.A. Modelirovanie shumovyh harakteristik gibridnyh sintezatorov chastot. Radiotehnicheskie i telekommunikacionnye sistemy. 2014. № 1. S. 5–20 (in Russian).
  8. Ajay K., Geir O. High-Speed DACs ease transmitter designs. Microwave & RF. 2010. № 49(8). P. 66–71.
  9. Romashov V.V., Hramov K.K., Doktorov A.N., Jakimenko K.A., Sochneva N.A. Povyshenie jeffektivnosti ispol'zovanija vysshih zon Najkvista pri prjamom cifrovom sinteze vysokochastotnyh signalov. Radiotehnika. 2022. T. 86. № 5. S. 135–144. DOI: https://doi.org/10.18127/j00338486-202205-16 (in Russian).
  10. Kroupa V. F. Phase Lock Loops and Frequency Synthesis. New York: John Wiley&Sons, Ltd. 2003. 320 p.
  11. Ryzhkov A.V., Popov V.N. Sintezatory chastot v tehnike radiosvjazi. M.: Radio i svjaz'. 1991. 264 s. (in Russian)
  12. Patent № RU 214526 (RF). Gibridnyj sintezator chastot na osnove bystrodejstvujushhego cifro-analogovogo preobrazovatelja v special'nyh rezhimah raboty. Romashov V.V., Jakimenko K.A., Doktorov A.N., Sochneva N.A. Zajavl. 25.05.2022; opubl. 02.11.2022 (in Russian).
  13. Sadeghifar M.R., Bengtsson H., Wikner J.J. A voltage-mode RF DAC for massive MIMO system-on-chip digital transmitters. Analog Integrated Circuits and Signal Processing. 2019. № 100. Р. 683–692. DOI:10.1007/s10470-019-01497-9.
  14. Zhabin A.S., Kuleshov V.N. Jeksperimental'noe issledovanie fazovyh shumov v avtogeneratorah na KMOP-invertorah. Jelektrosvjaz'. 2010. № 3. S. 34–37 (in Russian). 
  15. Rogers J., Plett C., Dai F. Integrated circuit design for high-speed frequency synthesis. Norwood. MA: Artech House. 2006. 496 с.
  16. Romashov V.V., Romashova L.V., Hramov K.K., Doktorov A.N. Modelirovanie shumovyh harakteristik novyh integral'nyh cifrovyh vychislitel'nyh sintezatorov kompanii Analog Devices. Radiotehnicheskie i telekommunikacionnye sistemy. 2013. № 2. S. 26–32 (in Russian).
  17. El-Halwagy W., Nag A., Hisayasu P., Aryanfar F., Mousavi P., Hossain M. A 28-GHz Quadrature Fractional-N Frequency Synthesizer for 5G Transceivers with Less Than 100-fs Jitter Based on Cascaded PLL Architecture. IEEE Transactions on Microwave Theory and Techniques. 2017. № 65(2). Р. 396–413.
Date of receipt: 10.03.2023
Approved after review: 15.03.2023
Accepted for publication: 28.09.2023