D.V. Kutuzov – Ph.D.(Eng.), Associate Professor, Department «Communications», Astrakhan State Technical University E-mail: d_kutuzov@mail.ru

A.V. Osovsky – Ph.D.(Eng.), Associate Professor, Main Research Scientist, LLC «Future Engineering Lab» (Astrakhan) E-mail: a_osovskiy@mail.ru

D.V. Starov – Senior Lecturer, Department «Electrical Engineering, Electronics and Automation»,  Astrakhan State Technical University

E-mail: bortv715ke@mail.ru

E.A. Motorina – Research Engineer, LLC «Future Engineering Lab» (Astrakhan) E-mail: katerinka.90.ru@mail.ru

In our study, we looked at the problems of switching systems design that are used in high-speed routers of 5G communication systems. From analysis of services and principles embedded in 5G technology, we concluded that the architecture of such routers will be close to the structures used in the network-on-chip technology (NoC). This technology assumes that each system unit (IP core) has its own communication interface, and all units communicate each other using a spatial switch. In this article, we propose to decentralize the switching matrix control using parallel packet switching in order to increase system performance.

In the paper we investigated the problems of building switching systems that are used for high-speed routers of 5G communication systems. From the analysis of services and principles embodied in 5G technology, we concluded that the architecture of such routers will approach the structures used in the network-on-chip technology (NoC). This technology assumes that each system unit (IP core) has its own communication interface, and all units communicate with each other through a spatial switch. The NoC network has a regular structure. Network clients are IP cores that use network interfaces (NI) to communicate with each other. Network Interface Module (NI) converts client-generated data packets into fixed-length fragments – flits. Flits associated with a data packet consist of a header, a tail, and an intermediate body between them. All such an array of flits will be redirected to a destination from one router to another, and so on. A typical solution is that each router has five input ports and five output ports, usually corresponding to the north, east, south, and west directions, as well as a local processing element. Each port will connect to a different port on the neighboring router through a set of physical channels. The function of the router is to route incoming flits from each input port to the corresponding output port, and then to final destinations.

To implement this feature, the router has an input buffer for each input port, a 5×5 switch for redirecting traffic to the desired output port, and control logic to ensure proper routing. NoC functions can be divided into several levels: application, transport, network, channel and physical. The NoC router must contain both software and hardware to support these functions. The performance of the NoC communication architecture is largely determined by the flow control mechanism. Adding buffers to the network greatly improves the efficiency of the flow control mechanism, since the buffer can share the distribution of adjacent channels.

The article presents the structural schemes of engineering solutions that allow to improve the performance of spatial switching systems, in particular, to improve the switching structure based on the multiplexer. In addition, the article presents the NoC topology, presents the architecture of the NoC internal router, the structure of routers based on end-to-end flow control and virtual channel flow control. As a solution to improve system performance, it is proposed to decentralize the switching matrix control using parallel packet switching.

1. Jonathan Rodriguez. Fundamentals of 5G mobile networks. John Wiley & Sons Ltd. 2015. 336 p. ISBN: 9781118867525.
2. ImedAllal, Bruno Mongazon-Cazavet, Khaldoun Al Agha, Sidi-Mohammed Senouci, YvonGourhant. A green small cells deployment in 5G - Switch ON/OFF via IoT networks & energy efficient mesh backhauling. IFIP Networking Conference and Workshops. 12−16 June 2017. Stockholm (Sweden). DOI: 10.23919/IFIPNetworking.2017.8264871.  URL: https://ieeexplore.ieee.org/document/8264871.
3. Shafi M., Molisch A.F., Smith P.J., Haustein T., Zhu P., Silva P.D., Tufvesson F., Benjebbour A., Wunder G. 5G: A Tutorial Overview of Standards, Trials, Challenges, Deployment and Practice. IEEE Journal on Selected Areas in Communications. June 2017. V. 35. № 6. DOI:10.1109/JSAC.2017.2692307. https://ieeexplore.ieee.org/document/7894280.
4. Bouras C., Kollia A., Papazois A. Teaching 5G networks using the ONOS SDN controller. 9th International Conference on Ubiquitous and Future Networks (ICUFN). 4−7 July 2017. Milan (Italy). DOI: 10.1109/ICUFN.2017.7993800. URL: https://ieeexplore.ieee.org/document/7993800.
5. Careglio D., Spadaro S., Cabellos A., Lazaro J.A., Perelló J., Barlet P., Gené J.M., Paillissé J. ALLIANCE Project: Architecting a KnowledgeDefined 5G-Enabled Network Infrastructure. 20th International Conference on Transparent Optical Networks (ICTON). 1−5 July 2018. Bucharest (Romania). DOI: 10.1109/ICTON.2018.8473626. https://ieeexplore.ieee.org/document/8473626.
6. Jahanshahi M., Bistouni F. Crossbar-Based Interconnection Networks. Series: Computer Communications and Networks. Springer International Publishing. 2018. 164 p. ISBN: 978-3-319-78472-4. https://doi.org/10.1007/978-3-319-78473-1.
7. EE Colloquium on The T9000 Transputer (Digest № 1994/208). IEE Colloquium on T9000 Transputer. 8 November 1994. London (UK). https://ieeexplore.ieee.org/document/383687.
8. Kutuzov D. Parallel switching on the coordinate switchboard IMS C004. International Siberian Conference on Control and Communications. 27−28 March 2009. Tomsk (Russia). DOI: 10.1109/SIBCON.2009.5044866. https://ieeexplore.ieee.org/document/5044866.
9. Kutuzov D., Osovskiy A., Stukach O. Modeling of Interconnection Process in the Parallel Spatial Switching Systems. International Siberian Conference on Control and Communications (SIBCON). 12−14 May 2016. Moscow (Russia): National Research University «Higher School of Economics». DOI: 10.1109/SIBCON.2016.7491852. ISBN: 978-1-4673-8382-0. http://ieeexplore.ieee.org/document/7491852/.
10. Serpanos D., Wolf T. Architecture of network systems. Elsevier. 2011. 339 p. ISBN 978-0-12-374494-4.
11. Kutuzov D., Osovskiy A., Motorina E., Stukach O. Parallel Switching in Multistage Systems. Proceedings of IFOST 2012. 7th International Forum on Strategic Technology. 17−21 September 2012. Tomsk: Polytechnic University. V. 1. P. 614−616. IEEE Catalog Number: CFP12786-PRT. DOI: 10.1109/IFOST.2012.6357631. ISBN: 978-1-4673-1770-2. http://ieeexplore.ieee.org/document/6357631/.
12. Gunawan I. Fundamentals of Reliability Engineering: Applications in Multistage Interconnection Networks. Hoboken, NJ: Wiley. 2014. 181 p. ISBN 978-1-118-54956-8.
13. Giladi R. Network processors: architecture, programming, and implementation. Elsevier Inc., 2008. 737 p. ISBN 978-0-12-370891-5.
14. W. Li, Gong Y., Liu B. Performance Evaluation of Crossbar Switch Fabrics in Core Routers. 17th International Conference on Advanced Information Networking and Applications (AINA-2003). 29 March 2003. Xi'an (China).  DOI: 10.1109/AINA.2003.1192996. https://ieeexplore.ieee.org/document/1192996.
15. Vytovtov K.A., Barabanova E.A., Podlazov V.S. Model of Next-Generation Optical Switching System Distributed Computer and Communication Networks. 21stInternational Conference DCCN 2018. 17−21 September 2018. Moscow (Russia). P. 377−386.
16. Zhang Y. Network Function Virtualization: Concepts and Applicability in 5G Networks. John Wiley & Sons Inc. 2018. 169 p. ISBN: 9781119390602.
17. P.N.V.M. Sastry, Rao D.N., Vathsal S. HDL Design for 32 Port Real Time Tera Hertz (Tbps) Wi-Fi Router ASIC Soft IP Core for Complex Network-on-Chip Wireless Internet & Cloud Computing Applications. 5th International Conference on Communication Systems and Network Technologies. 4−6 April 2015. Gwalior (India). DOI: 10.1109/CSNT.2015.111.  https://ieeexplore.ieee.org/document/7280040.
18. Tsai W-C., Lan Y-C., Yu-H. Hu, Chen S-J. Networks on Chips: Structure and Design Methodologies. Journal of Electrical and Computer Engineering. V. 2012. Article ID 509465. 15 p. https://doi.org/10.1155/2012/509465.
19. Kamal R., J.M.M. Arostegui. RTL Implementation And Analysis of Fixed Priority, Round Robin, and Matrix Arbiters for the NoC’sRouters. International Conference on Computing, Communication and Automation (ICCCA). 29−30 April 2016. Noida (India). DOI: 10.1109/CCAA.2016.7813949. https://ieeexplore.ieee.org/document/7813949.
20. Dhanya Oommen, Pradeep.C. Reconfigurable Router using RLBS Algorithm. 12th International Conference on Intelligent Systems Design and Applications (ISDA). 27−29 November 2012. Kochi (India). DOI: 10.1109/ISDA.2012.6416560. https://ieeexplore.ieee.org/document/6416560.
21. Davide Zoni, Jose Flich, William Fornaciari. CUTBUF: Buffer Management and Router Design for Traffic Mixing in VNET-based NoCs. IEEE Transactions on Parallel and Distributed Systems. June 2016. V. 27. № 6. DOI: 10.1109/TPDS.2015.2468716. https://ieeexplore.ieee.org/document/7202891.
22. Kutuzov D., Utesheva A. Switching Element for Parallel Spatial Systems. Proceedings International Siberian Conference on Control and Communications (SIBCON-2011). 15−16 September 2011. Krasnoyarsk (Russia): Siberia Section of the IEEE Siberian Federal University. P. 60−62. DOI: 10.1109/SIBCON.2011.6072595. http://ieeexplore.ieee.org/document/6072595/.
23. Kutuzov D., Osovsky A. The structure and modeling results of the parallel spatial switching system. Proceedings IEEE International Siberian Conference on Control and Communications (SIBCON-2007). 20−21 April 2007. Tomsk (Russia): Tomsk IEEE Chapter & Student Branch. DOI: 10.1109/SIBCON.2007.371303. https://ieeexplore.ieee.org/document/4233282.
24. Kutuzov D., Osovsky A., Stukach O., Starov D. CPN-based model of parallel matrix switchboard. Proceedings Moscow Workshop on Electronic and Networking Technologies (MWENT). 14−16 March 2018. Moscow (Russia): National Research University «Higher School of Economics». IEEE Catalog Number: CFP18N39-CDR. ISBN: 978-1-5386-3497-4. DOI: 10.1109/MWENT.2018.8337180. https://ieeexplore.ieee.org/document/8337180.
25. AnujaNaik, Tirumale K. Ramesh. Efficient Network on Chip (NoC) using heterogeneous circuit switched routers. International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA). 10−12 January 2016. Bangalore (India). DOI: 10.1109/VLSI-SATA.2016.7593043. https://ieeexplore.ieee.org/document/7593043.
26. Amir H.M. Zaytoun, Hossam A.H. Fahmy and Khaled M.F. «Implementation and Evaluation of Large Interconnection Routers for Future Many-Core Networks on Chip». IEEE 14th International Conference on High Performance Computing and Communication & IEEE 9th International Conference on Embedded Software and Systems. 25−27 June 2012. Liverpool (UK).  https://ieeexplore.ieee.org/document/6332216.
27. Denis Kutuzov, Oleg Stukach. Algorithms of Parallel Switching for Multistage Schemes. Proceedings International Siberian Conference on Control and Communications (SIBCON). 12−13 September 2013. Krasnoyarsk (Russia): Siberian Federal University. IEEE Catalog Number: CFP13794-CDR. ISBN: 978-1-4799-1060-1. DOI: 10.1109/SIBCON.23.6693642. http://ieeexplore.ieee.org/document/6693642/.