350 rub
Journal Radioengineering №12 for 2018 г.
Article in number:
Application of sample and hold circuits in devices digital to analog conversion
Type of article: scientific article
DOI: 10.18127/j00338486-201812-07
UDC: 53.089.5: 621.377.4
Authors:

A.S. Gruzdev – Ph.D.(Eng.), Associate Professor, Department «Radio Electronic Information Security Systems»,  Peter The Great St. Petersburg Polytechnic University

E-mail: gruzdev@cee.spbstu.ru

Abstract:

The new modification of the output stage IC DAC with parallel structure is proposed. It contains a sample-and-hold circuit which allows to reduce glitch to a value less than 0.5 nV·sec. The proposed scheme provides 20-bit monotonic conversion and 2 microseconds settling time.

Pages: 58-61
References
  1. Kester U. Proektirovanie sistem czifrovoj i smeshannoj obrabotki signalov. M.: Texnosfera. 2010. 328 s.
  2. Volovich G.I. Sxemotexnika analogovy’x i analogo-czifrovy’x e’lektronny’x ustrojstv. M.: Dode’ka-XXI. 2005. 528 s.
  3. Egan M. The 20-Bit DAC is the easiest part of a 1-ppm-accurate precision voltage source // Analog Dialogue 44-04. 2010.
  4. Corrigan T. Operating the ADG12xx Series of Parts with ±5 V Supplies and the Impact on Performance // Application Note AN-874. Analog Device. 2008 (http://www.analog.com/media/en/technical-documentation/application-notes/AN_874.pdf).
  5. Bonch-Bruevich M.A. Primenenie e’lektronny’x lamp v e’ksperimental’noj fizike. M.: Gostexizdat. 1956. 654 s.
  6. Dokumentacziya na mikrosxemu dac8830 (http://www.ti.com/lit/ds/symlink/dac8830.pdf).
Date of receipt: 9 ноября 2018 г.