350 rub
Journal Radioengineering №6 for 2017 г.
Article in number:
Increasing the failure tolerance of microprocessor systems to control flow errors based on architectural redundancy
Type of article: scientific article
UDC: 004.942:519.876.5
Authors:

S.L. Podvalny – Dr. Sc. (Eng.), Professor, Head of Department of Automated and Computing Systems,  Voronezh State Technical University

E-mail: spodvalny@yandex.ru

S.V. Tyurin – Ph. D. (Eng.), Associate Professor, Professor, Department of Automated and Computing Systems, Voronezh State Technical University

E-mail: svturin@mail.ru

M.A. Khudyakov – Post-graduate Student, Department of Automated and Computing Systems,  Voronezh State Technical University

E-mail: makkhudjakv@yandex.ru

Abstract:

The article discusses an original method of rapid detection of random failures that violate the implementation of the work program in microprocessor-based systems. Under the error program flow refers to the difference in the sequence of command codes executed by the microprocessor after a crash occurs, with a working sequence of commands. The prompt detection of such failures is possible on the basis of architectural improvements: use tagged memory program that is specifically generated by the microprocessor symptom «read code team» and more interface type «handshake» between the microprocessor and program memory. Given the preliminary assessment of the effectiveness of the proposed method the detection of random failures, and discusses the possibility of its practical use in microprocessor-based systems.

Pages: 190-195
References
  1. Vemu R., Abraham J.A. CEDA: Control-Flow Error Detection Using Assertions // IEEE Trans. on Computers. 2011. V. 60. № 9. S. 1233−1245.
  2. Rozhkov M.V., Tyurin S.V. Perspektivny'e podxody' k povy'sheniyu e'ffektivnosti programmnogo metoda obnaruzheniya oshibok potoka upravleniya // Sistemy' upravleniya i informaczionny'e texnologii. 2013. № 1(51). S. 65−71.
  3. Pechinkin A.V., Frenkel' S.L. Veroyatnostny'j analiz vremeni proyavleniya neispravnosti v seti avtomatov // Informatika i eë primeneniya. 2009. T. 3. № 2. S. 2−14.
  4. Mahmood A. McCluskey E.J. Concurrent Fault Detection Using a Watchdog Processor and Assertions // Proc. Int. Test Conf. Philadelphia, PA. 1983. S. 14.
  5. Pat. RF № 2461051. Sposob obnaruzheniya sluchajny'x «bluzhdanij» v mikroE'VM. Tyurin S.V., Rozhkov M.V. / MPK G06F 11/00. Zayavitel' i patentoobladatel' VGTU. № 2010131651/08. Zayavl. 27.07.2010. Opubl. 10.09.2012. Byul. № 25.
  6. Farhady N. et al. Software-based Control Flow Error Detection and Correction Using Branch Triplication // Proc. 17th Intl. On-Line Testing Symp. IEEE Computer Society Washington, DC (USA). 2011. S. 214−217.
  7. Azambuja J.R. et al. Detecting SEEs in microprocessors through a nonintrusive hybrid technique // IEEE Trans. on Nuclear Science. 2011. V. 58. № 3. S. 993−1000.
  8. Pat. RF № 2530325. Sposob povy'sheniya nadezhnosti mikroE'VM. Tyurin S.V., Rozhkov M.V. / MPK G06F11/10. Zayavitel' i patentoobladatel' VGTU. № 2012116018. Zayavl. 19.04.2012. Opubl. 10.10.2014. Byul. № 28.
  9. Kopy'tov G.V. Analiz chastoty' ispol'zovaniya komand i metodov adresaczii v proczessorax Intel // Vestnik Baltijskogo federal'nogo universiteta im. I. Kanta. 2011. № 10. S. 168−171.
Date of receipt: 24 апреля 2017 г.