G. K. Korolev – Student, Perm State National Research University; software engineer of the 3rd cat., GK “IVS” (Perm)

E-mail: korolevgk@mail.ru

S. F. Tyurin – Dr.Sc. (Eng.), Professor, Honored Inventor of RF, Professor of Department of Automatics and Telemechanics, Perm National Research Polytechnic University; Professor of Department of Software Computing Systems, Perm State National Research University

E-mail: tyurinsergfeo@yandex.ru

The article consists of an introduction, two parts and a conclusion. The introduction justifies the relevance of the study, formulates the task of automatic synthesis of the neural network elements using the domestic element base in the framework of the import substitution program.

The first part presents an analysis of the neural networks state machine features in the CAD “Quartus” and formulates the task of conversion and transferring of scheme description into the domestic CAD “Kovcheg”.

In the second part authors have studied the description of the automaton scheme in the CAD “Kovcheg” and have developed the translator “Quartus” – “Kovcheg” program.

The conclusion proves the performance of the converted description and suggests ways to further improve the developed program.

1. Programmable logic devices [Elektronnyj resurs]. URL: http://ee.sharif.edu/~logic_circuits_t/readings/PLD.pdf (data obrashcheniya: 04.05.2019).
2. Sajt mikroskhem zakaznykh i poluzakaznykh bol'shikh integral'nykh skhem ASIC [Elektronnyj resurs]. URL: http://asic.ru (data obrashcheniya: 06.06.2019).
3. Denisov A.N., Fomin Yu.P., Konyakhin V.V., Fedorov R.A. Biblioteka funktsional'nykh yacheek dlya proektirovaniya poluzakaznykh mikroskhem serij 5503 i 5507 / Pod obshch. red. A.N. Saurova. M.: Tekhnosfera. 2012.
4. Gavrilov S.V., Denisov A.N., Konyakhin V.V., Makartseva M.M. SAPR «Kovcheg 3.0» dlya proektirovaniya mikroskhem na BMK serij 5503, 5507, 5521 i 5529. M. 2013.
5. Quartus II Help v11.1 > enum_encoding VHDL Synthesis Attribute [Elektronnyj resurs]. URL: http://quartushelp.altera.com/11.1/ mergedProjects/hdl/vhdl/vhdl_file_dir_enum_encoding.htm (data obrashcheniya: 07.05.2019).
6. Tyurin S.F., Gromov O.A., Grekov A.V. Realizatsiya tsifrovykh avtomatov v sisteme Quartus firmy Altera. Laboratornyj praktikum. Perm': Izd-vo PNIPU. 2011.
7. Sredstva razrabotki. Altera PLIS mikroskhemy programmiruemoj logiki [Elektronnyj resurs]. URL: http://altera.ru/soft.html (data obrashcheniya: 01.06.2019).
8. Understanding how the new Intel hyper flex FPGA architecture enables next generation high-performance systems [Elektronnyj resurs]. URL: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01231-understanding-howhyperflex-architecture-enables-high-performance-systems.pdf (data obrashcheniya: 27.05.2019).
9. Designing with low-level primitives [Elektronnyj resurs]. URL: https://www.intel.com/content/dam/www/programmable/us/en/ pdfs/literature/ug/ug_low_level.pdf (data obrashcheniya: 01.06.2019).