S.F. Tyurin - Dr.Sc. (Eng.), Department «Automation and Telemechanics», Perm National Research Polytechnic University. E-mail: tyurinsergfeo@at.pstu.ru I.I. Bezukladnikov - Ph.D. (Eng.), Department «Automation and Telemechanics», Perm National Research Polytechnic University. E-mail: corrector@at.pstu.ru A.A. Yuzhakov - Dr.Sc. (Eng.), Head of Department «Automation and Telemechanics», Perm National Research Polytechnic University. E-mail: uz@at.pstu.ru O.V. Goncharovsky - Ph.D. (Eng.), Department «Automation and Telemechanics», Perm National Research Polytechnic University. E-mail: vfrey@mail.ru

The process of finite state machine synthesis in Quartus II, using a State Machine Editor feature, is reviewed. It is shown that, during the automatic synthesis, firmware control device is built using the unitary code for encoding the states of a state machine. Altera FPGA-s Logic Cell Comb settings of the LUT elements were explained. Features of the resulting circuit were studied with the aid of Altera Map Viewer. Features of the states encoding process within the process of automating synthesis of a finite state machine (firmware control device in Quartus II system) were analyzed with the aid of State Machine Editor and VHDL. It is shown, that, by default, in auto-synthesis mode, unitary code (One-hot encoding) is used. State Machine Editor settings were studied, and alternate possible encoding mode (Minimal Bits Encoding) is set. Logic functions, implemented by LUT, were analyzed, and main features of an obtained state machine were estimated using the Map Viewer tool.

 

1. Cybin S. Programmiruemaja kommutacija PLIS: vzgljad iznutri. [EHlektronnyjj resurs]. URL: http://www.kit-e.ru/articles/plis/2010_11_56.php (data obrashhenija 16.12.2014)
2. An Ultra-Low-Energy, Variation-Tolerant FPGA Architecture Using Component-Speci_c Mapping [EHlektronnyjj resurs]. ? URL:http://thesis.library.caltech.edu/7226/ (data obrashhenija 11.11.14 g.).
3. Aljaev JU.A., Tjurin S.F. Diskretnaja matematika i matematicheskaja logika. M.: Finansy i statistika. 2006. 357 s.
4. Tjurin S.F. Derevo tranzistorov dlja realizacii sistem logicheskikh funkcijj // Vestnik Permskogo nacionalnogo issledovatelskogo politekhnicheskogo un-ta. 2015. № 14. Perm: PNIPU. 2015. S. 37-45.
5. Grekova O.V., Grekov A.V. EHnergoehffektivnye vychislenija i obespechenie otkazoustojjchivosti sistem upravlenija // Vestnik Permskogo nacionalnogo issledovatelskogo politekhnicheskogo un-ta. 2013. № 7. Perm: PNIPU. 2013. S. 123-130.
6. Tjurin S.F. Aljaev JU.A. Diskretnaja matematika: prakticheskaja diskretnaja matematika i matematicheskaja logika. M.: Finansy i statistika. 2010. 394 s.
7. Tjurin S.F., Gromov O.A., Grekov A.V. Realizacija cifrovykh avtomatov v sisteme Quartus firmy Altera: laboratornyjj praktikum. Perm: PNIPU. 2011. 133 s.
8. Quartus II Help v11.1 > enum_encoding VHDL Synthesis Attribute. [EHlektronnyjj resurs]. URL: http://quartushelp.altera.com/11.1/mergedProjects/hdl/vhdl/vhdl_file_dir_enum_encoding.htm (Data obrashhenija 12.01.15 g.)
9. Steve Naumov. Lecture #10QuartusII Design Flow & Design Optimization ECE 37100 Lab, March 26, 2013. [EHlektronnyjj resurs]. URL: https://www.linkedin.com/company/purdue-university-calumet-trk=ppro_cprof (data obrashhenija 12.01.15 g.)