I.V. Zotov - Dr.Sc. (Eng.), Professor, Department "Information systems and technologies" Southwest State University (Kursk). E-mail: zotovigor@yandex.ru Tein Tun Njunt - Post-graduate Student, Department "Information systems and technologies" Southwest State University (Kursk). E-mail: htunnyunt@mail.ru Moe Min Vin - Post-graduate Student, Department "Information systems and technologies" Southwest State University (Kursk). E-mail: htunnyunt@mail.ru

The problem of online embedded hardware-level unit fault detection in mesh-connected logical multicontrollers is considered. A novel approach to the multicontroller test based on the combination of self-test and mutual inter-unit test performed in parallel multiplex mode by a set of each unit neighbors is presented, which allows increasing the fault detection probability. Formal rules are defined for forming sets of testing and tested neighbors for each unit which are invariant to the location of the unit within the topological structure of the multicontroller and its dimension. A parallel hardware-implemented generic distributed test algorithm is developed based on the approach proposed. The unit fault detection probability is evaluated in the case when the proposed approach is used; the fault detection probability vs. multicontroller dimension and the fault detection probability vs. individual built-in test unit reliability dependencies are investigated. The proposed approach is shown to provide increased fault detection probability compared to the mutual inter-unit test and self-test for all practically significant cases.

 

1. Emeljanov S.G., Zotov I.V., Titov V.S. Arkhitektura parallelnykh logicheskikh multikontrollerov. M.: Vysshaja shkola. 2009. 233 s.
2. Takanami I. Built-in self-reconfiguring systems for fault tolerant mesh-connected processor arrays by direct spare replacement // Proc. IEEE Intl Symp. Defect and Fault Tolerance in VLSI Systems, 24-26 Oct. 2001. IEEE.2001. P. 134-142.
3. Lakhodynova N.V., Vorobev V.A., Eremina N.L. Otkazoustojjchivost odnorodnykh processornykh matric. Tomsk: Izd-voTomskogoarkhit.-stroit. un-ta, 2002. 153 s.
4. Kun S. Matrichnye processory na SBIS: Per. s angl. JU.G. Dadaevai dr. / pod red. JU.G. Dadaeva. M.: Mir. 1991. 672 s.
5. Borzov D.B. Razmeshhenie parallelnykh podprogramm v multimikrokontrollerakh s uchetom otkazov // Izv. vuzov. Priborostroenie. 2009. T. 52. № 2. S. 55-59.
6. Tipikin A.P., Borzov D.B. Problema sozdanija bystrodejjstvujushhego ustrojjstva planirovanija razmeshhenija parallelnykh procedur logicheskogo upravlenija v multikontrollerakh // Izv. JUgo-Zapadnogo gosudarstvennogo universiteta. 2011. № 6-2 (39). S. 28-32.
7. Malyshev A.V. Otkazoustojjchivaja marshrutizacija v rekonfiguriruemykh matrichnykh sredakh. Principy i prakticheskie realizacii. Saarbrucken. 2014. 118 s.
8. Pavljuchenko D.V., Koloskov V.A. Kletochnyjj podkhod k otkazoustojjchivojj marshrutizacii v mnogoprocessornykh strukturakh // Nauka i biznes: puti razvitija. 2014. № 2 (32). S. 52-56.
9. Abdel-Jalil J.N., Najajra M.H., Vatutin E.I. et al. A fault-tolerant message routing procedure with rotating coordinates // Proc. 3 Int. Conf. Information and Telecommunication Technologies in Intelligent Systems (Spain, Mallorca, June 02-09 2005). Mallorca.2005. P. 88-92.
10. Dianov V.N. Diagnostika i nadezhnost avtomaticheskikh sistem. M.: MGIU. 2005. 160 s.
11. CHerkesov G.N.Nadezhnost apparatno-programmnykh kompleksov. SPb. i dr.: Piter. 2005. 478 s.
12. Rajski, J. Tyszer, M. Kassab, and Mukherjee N. Embedded Deterministic Test // IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2004. V.23.№5.P. 776-792.
13. Sun-Yuan Hsieh, Chi-Ya Kao. The Conditional Diagnosability of k-Ary n-Cubes under the Comparison Diagnosis Model // IEEE Transactions on Computers.2013. V.62. № 4. P. 839-843.
14. Bredikhin R.V., Njan Lin, Zotov I.V. Ob organizacii vstroennogo apparatnogo vzaimokontrolja v logicheskikh multikontrollerakh // Izv. vuzov. Priborostroenie. 2013. T. 56. № 6. S. 44-49.
15. Zotov I.V., Bredikhin R.V., Lisicin L.A., Njan Lin. Principy organizacii vstroennogo apparatnogo mezhmodulnogo vzaimokontrolja v matrichnykh logicheskikh multikontrollerakh // Izv. JUgo-Zapadnogo gosudarstvennogo universiteta. Upravlenie, vychislitelnaja tekhnika, informatika. Medicinskoe priborostroenie. 2013. № 1. S. 202-208.
16. Al-Azzeh J.S., Leonov M.E., Skopin D.E., Titenko E.A., Zotov I.V. The Organization of Built-in Hardware-Level Mutual Self-Test in Mesh-Connected VLSI Multiprocessors // International Journal on Information Technology. 2015. V.3.№2. P. 29-33.
17. Njan Lin. Parallelnyjj algoritm i apparatnye sredstva mezhmodulnogo vzaimokontrolja logicheskikh multikontrollerov // Izv. JUgo-Zapadnogo gosudarstvennogo universiteta. Upravlenie, vychislitelnaja tekhnika, informatika. Medicinskoe priborostroenie. 2015. № 3 (16). S. 62-67.