Radiotekhnika
Publishing house Radiotekhnika

"Publishing house Radiotekhnika":
scientific and technical literature.
Books and journals of publishing houses: IPRZHR, RS-PRESS, SCIENCE-PRESS


Тел.: +7 (495) 625-9241

 

The technique of complex redundancy for asynchronous neural networks

Keywords:

A.N. Kamenskih – Post-graduate Student, Assistant, Faculty of Electrical Engineering, Department of Automation andelemechanics, Perm National Research Polytechnic University. E-mail: antoshkinoinfo@yandex.ru S.F. Tyurin – Dr.Sc. (Eng.), Professor, Faculty of Electrical Engineering, Department of Automation and tele-mechanics, Perm National Research Polytechnic University. E-mail: tyurinsergfeo@yandex.ru


The paper contain introduction, two main parts and conclusions. In introduction, the main results from up-to-date scientific works in the field of asynchronous neural networks development are described. In the result of analysis, the conclusion is drawn that the development of special methods of redundancy for asynchronous neural networks is needed to provide passive fault-tolerance. The n-of-m redundancy and redundancy at transistor level is used as basic methods. In the first part, the features of asynchronous neural networks are described, and the problems of implementation of redundancy methods are analyzed. In the second part, the technique of combined redundancy is proposed. This technique improve both energy-efficiency and reliability of designed device. The technique use combination of existing redundancy methods. Each methods uses in the unit there it using most efficient. In conclusion, the assessment of proposed technique is given. The future fields for research are designated.
References:

 

  1. Murray A. F., Smith A. V. W. Asynchronous arithmetic for VLSI neural systems // Electronics Letters. 1987. T. 23. № 12.  S. 642–643.
  2. Korotkijj S. Nejjronnye seti: osnovnye polozhenija // EHlektronnyjj resurs: NTUU «KPI». Rezhim dostupa: http://iit. ntu-kpi. kiev. ua/Neuro/ru. 2002.
  3. ITRS «International Technology Roadmap for Semiconductors 2012 – Design», Semiconductor Industries Association, Tech. Rep., 2012.
  4. Smith S.C. Design of an FPGA logic element for implementing asynchronous NULL convention logic circuits // Very Large Scale Integration (VLSI) Systems // IEEE Transactions on. 2007. T. 15. № 6. S. 672–683.
  5. Meekins K., Ferguson D., Basta M. Delay insensitive NCL reconfigurable logic //Aerospace Conference Proceedings, 2002. IEEE // IEEE, 2002. V. 4. R. 1961–1966.
  6. Fant K.M., Brandt S.A. NULL Convention Logic TM: a complete and consistent logic for asynchronous digital circuit synthesis // Application Specific Systems, Architectures and Processors. 1996. ASAP 96 // Proceedings of International Conference on. IEEE. 1996. S. 261–273.
  7. Kuang W., Yuan J.S. Low power operation using self-timed circuits and ultra-low supply voltage //Microelectronics, The 14th International Conference on 2002-ICM. IEEE. 2002. S. 185–188.
  8. Sokolov I.A. i dr. Samosinkhronnaja skhemotekhnika – perspektivnyjj put realizacii apparatury // Naukoemkie tekhnologii. 2007. T. 6. S. 61–72.
  9. Kamenskih A. N., Tyurin S. F. Advanced approach to development of energy-aware and naturally reliable computing systems // Young Researchers in Electrical and Electronic Engineering Conference (EIConRusNW), 2015 IEEE NW Russia. IEEE. 2015. S. 75–77.
  10. Avizhenis A. Otkazoustojjchivost–svojjstvo, obespechivajushhee postojannuju rabotosposobnost cifrovykh sistem // Tr. in-ta inzhenerov po ehlektrotekhnike i radioehlektronike. 1978. T. 66. № 10. S. 5–15.
  11. Kamenskikh A.N., Stepchenkov Y.A., Tyurin S.F. Problems of analysis of semimodularity and energy-reliability of resilient self-timed circuits // Russian Electrical Engineering. 2015. T. 86. № 11. S. 646–650.

 

© Издательство «РАДИОТЕХНИКА», 2004-2017            Тел.: (495) 625-9241                   Designed by [SWAP]Studio